Articoli correlati a Yield Simulation for Integrated Circuits: 33

Yield Simulation for Integrated Circuits: 33 - Rilegato

Walker, D. M.

 
9780898382440: Yield Simulation for Integrated Circuits: 33

Sinossi

Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator.

Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.

Contenuti

1. Introduction.- 2. Background.- 3. Defect Models.- 4. Defect Statistics.- 5. Fault Analysis.- 6. VLASIC Implementation.- 7. Redundancy Analysis System.- 8. Fabrication Data.- 9. Conclusions and Current Research.- References.

Product Description

Book by Walker DM

Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.