Sinossi
In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately half of the chip area, so I considered adding spare rows and columns to increase ROM yield. Laser-programmed polysilicon fuses would be used to switch between good and bad circuits. Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. The fabrication technology did not yet exist, so I was unable to experimentally verify the benefits of redundancy. When the technology did become available, it would be too late in the development schedule to spend time running test chips. The yield analysis had to be done analytically or by simulation. Analytic yield analysis techniques did not offer sufficient accuracy for dealing with complex structures. The simulation techniques then available were very labor-intensive and seemed more suitable for redundant memories and other very regular structures [Stapper 80J. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator. Since I was unable to convince anyone to build such a simulator for me, I embarked on the research myself.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Contenuti
1. Introduction.- 2. Background.- 3. Defect Models.- 4. Defect Statistics.- 5. Fault Analysis.- 6. VLASIC Implementation.- 7. Redundancy Analysis System.- 8. Fabrication Data.- 9. Conclusions and Current Research.- References.
Product Description
Book by Walker DM
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Altre edizioni note dello stesso titolo
Risultati della ricerca per Yield Simulation for Integrated Circuits: 33
Foto dell'editore
Yield Simulation for Integrated Circuits
Da: Better World Books, Mishawaka, IN, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: Good. 1987th Edition. Former library book; may include library markings. Used book that is in clean, average condition without any missing pages. Codice articolo 17286753-6
Compra usato
EUR 9,72
Spese di spedizione:
GRATIS
In U.S.A.
Quantità: 1 disponibili
Foto dell'editore
1987 HC Yield Simulation for Integrated Circuits (The Springer International Series in Engineering and Computer Science, 33)
Da: Miki Store, San Jose, CA, U.S.A.
Valutazione del venditore 5 su 5 stelle
hardcover. Condizione: Very Good. Pages are crisp and clean, no marking. Cover is verygood. Binding is tight/good. Codice articolo t-pa26
Compra usato
EUR 17,86
Spese di spedizione:
EUR 4,49
In U.S.A.
Quantità: 1 disponibili
Foto dell'editore
Yield Simulation for Integrated Circuits (the Springer International Series in Engineering and Computer Science) (Hardcover)
Da: Textsellers, Hampton, NH, U.S.A.
Valutazione del venditore 4 su 5 stelle
Hardcover. Condizione: Fine. No Jacket. Hardcover, 209 pp. Light corner bump, else new. Book. Codice articolo 022473
Compra usato
EUR 18,76
Spese di spedizione:
EUR 5,86
In U.S.A.
Quantità: 1 disponibili
Foto dell'editore
Yield Simulation for Integrated Circuits (The Kluwer International Series in Engineering and Computer Science)
Editore:
Kluwer Academic Publishers, Lancaster, United Kingdom, 1987
ISBN 10: 0898382440
ISBN 13: 9780898382440
Antico o usato
Rilegato
Prima edizione
Da: PsychoBabel & Skoob Books, Didcot, Regno Unito
Valutazione del venditore 5 su 5 stelle
Hardcover. Condizione: Good. Condizione sovraccoperta: No Dust Jacket. First Edition. numerous figures, softening to head of spine, scrape on the bottom of spine, front and back cover, light bump to top corners of cover, FEP is torn off, text and illustrations clean and tight. Ex-Library. Codice articolo 098038
Compra usato
EUR 28,03
Spese di spedizione:
EUR 10,82
Da: Regno Unito a: U.S.A.
Quantità: 1 disponibili
Foto dell'editore
Yield Simulation for Integrated Circuits (The Springer International Series in Engineering and Computer Science, 33)
Da: Lucky's Textbooks, Dallas, TX, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: New. Codice articolo ABLIING23Mar2317530032040
Compra nuovo
EUR 159,51
Spese di spedizione:
EUR 3,46
In U.S.A.
Quantità: Più di 20 disponibili
Foto dell'editore
Yield Simulation for Integrated Circuits (The Springer International Series in Engineering and Computer Science, 33)
Da: Ria Christie Collections, Uxbridge, Regno Unito
Valutazione del venditore 5 su 5 stelle
Condizione: New. In. Codice articolo ria9780898382440_new
Compra nuovo
EUR 157,40
Spese di spedizione:
EUR 13,65
Da: Regno Unito a: U.S.A.
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Yield Simulation for Integrated Circuits
Print on DemandDa: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately half of the chip area, so I considered adding spare rows and columns to increase ROM yield. Laser-programmed polysilicon fuses would be used to switch between good and bad circuits. Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. The fabrication technology did not yet exist, so I was unable to experimentally verify the benefits of redundancy. When the technology did become available, it would be too late in the development schedule to spend time running test chips. The yield analysis had to be done analytically or by simulation. Analytic yield analysis techniques did not offer sufficient accuracy for dealing with complex structures. The simulation techniques then available were very labor-intensive and seemed more suitable for redundant memories and other very regular structures [Stapper 80J. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator. Since I was unable to convince anyone to build such a simulator for me, I embarked on the research myself. 226 pp. Englisch. Codice articolo 9780898382440
Compra nuovo
EUR 160,49
Spese di spedizione:
EUR 23,00
Da: Germania a: U.S.A.
Quantità: 2 disponibili
Foto dell'editore
Yield Simulation for Integrated Circuits
Da: Kennys Bookshop and Art Galleries Ltd., Galway, GY, Irlanda
Valutazione del venditore 5 su 5 stelle
Condizione: New. Series: The Springer International Series in Engineering and Computer Science. Num Pages: 209 pages, biography. Category: (P) Professional & Vocational; (UP) Postgraduate, Research & Scholarly. Dimension: 234 x 156 x 14. Weight in Grams: 498. . 1987. Hardback. . . . . Codice articolo V9780898382440
Compra nuovo
EUR 200,74
Spese di spedizione:
EUR 10,50
Da: Irlanda a: U.S.A.
Quantità: 15 disponibili
Immagini fornite dal venditore
Yield Simulation for Integrated Circuits
Print on DemandDa: preigu, Osnabrück, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. Yield Simulation for Integrated Circuits | D. M. Walker | Buch | xii | Englisch | 1987 | Springer US | EAN 9780898382440 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu Print on Demand. Codice articolo 102527340
Compra nuovo
EUR 141,30
Spese di spedizione:
EUR 70,00
Da: Germania a: U.S.A.
Quantità: 5 disponibili
Immagini fornite dal venditore
Yield Simulation for Integrated Circuits
Editore:
Springer US, Springer US Sep 1987, 1987
ISBN 10: 0898382440
ISBN 13: 9780898382440
Nuovo
Rilegato
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Buch. Condizione: Neu. Neuware -In the summer of 1981 I was asked to consider the possibility of manufacturing a 600,000 transistor microprocessor in 1985. It was clear that the technology would only be capable of manufacturing 100,000-200,000 transistor chips with acceptable yields. The control store ROM occupied approximately half of the chip area, so I considered adding spare rows and columns to increase ROM yield. Laser-programmed polysilicon fuses would be used to switch between good and bad circuits. Since only half the chip area would have redundancy, I was concerned that the increase in yield would not outweigh the increased costs of testing and redundancy programming. The fabrication technology did not yet exist, so I was unable to experimentally verify the benefits of redundancy. When the technology did become available, it would be too late in the development schedule to spend time running test chips. The yield analysis had to be done analytically or by simulation. Analytic yield analysis techniques did not offer sufficient accuracy for dealing with complex structures. The simulation techniques then available were very labor-intensive and seemed more suitable for redundant memories and other very regular structures [Stapper 80J. I wanted a simulator that would allow me to evaluate the yield of arbitrary redundant layouts, hence I termed such a simulator a layout or yield simulator. Since I was unable to convince anyone to build such a simulator for me, I embarked on the research myself.Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg 226 pp. Englisch. Codice articolo 9780898382440
Compra nuovo
EUR 160,49
Spese di spedizione:
EUR 60,00
Da: Germania a: U.S.A.
Quantità: 2 disponibili