Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs - Brossura

Noia, Brandon; Chakrabarty, Krishnendu

 
9783319023793: Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

Al momento non sono disponibili copie per questo codice ISBN.

Sinossi

Introduction.- Wafer Stacking and 3D Memory Test.- Built-in Self-Test for TSVs.- Pre-Bond TSV Test Through TSV Probing.- Pre-Bond TSV Test Through TSV Probing.- Overcoming the Timing Overhead of Test Architectures on Inter-Die Critical Paths.- Post-Bond Test Wrappers and Emerging Test Standards.- Test-Architecture Optimization and Test Scheduling.- Conclusions.

Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.

Altre edizioni note dello stesso titolo

9783319023779: Design-for-test and Test Optimization Techniques for Tsv-based 3d Stacked Ics

Edizione in evidenza

ISBN 10:  3319023772 ISBN 13:  9783319023779
Casa editrice: Springer Nature, 2013
Rilegato