Articoli correlati a Design Of SRAM Cells For Low Power Dissipation And...

Design Of SRAM Cells For Low Power Dissipation And High SNM: Leakage power reduction and stability analysis of memory circuits - Brossura

 
9783659263897: Design Of SRAM Cells For Low Power Dissipation And High SNM: Leakage power reduction and stability analysis of memory circuits

Sinossi

During past few decades CMOS IC technologies have been aggressively scaled down to nanometer regime. Due to verity of demands of different circuit applications, integrated memories especially SRAM cell layout has been facing significant improvement. So in depth knowledge and detail analysis about the stability of the SRAM cells and the impact of physical parameters variation is a must in modern CMOS designs. As these high density circuits consume an excessive amount of power and generate an increased amount of heat they are more susceptible to run time failures and present serious reliability problems. SRAM arrays consume a large portion of the chip area in today’s embedded system hence it seems very interesting as well as important to investigate this particular component. Circuit designers are realizing the importance of limiting power consumption and improving energy efficiency at all levels of design. Reducing the power dissipation in memories can significantly improve the system power-efficiency, performance, reliability, and overall costs. In this book various SRAM architectures with different leakage power reduction schemes have been investigated in Deep Submicron region.

Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.

Informazioni sull?autore

Dr. Geetika Srivastava, M.Tech., Ph.D.(Electronics). Has more than 8 years of teaching and research experience and published many reputed international journal research papers. Qualified UGC-NET Examination in Electronics Science. Presently working as Assistant Professor in Amity School of Engineering and Technology, AMITY University, Lucknow.

Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.

EUR 23,00 per la spedizione da Germania a U.S.A.

Destinazione, tempi e costi

Risultati della ricerca per Design Of SRAM Cells For Low Power Dissipation And...

Immagini fornite dal venditore

Geetika Srivastava
ISBN 10: 3659263893 ISBN 13: 9783659263897
Nuovo Taschenbuch
Print on Demand

Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -During past few decades CMOS IC technologies have been aggressively scaled down to nanometer regime. Due to verity of demands of different circuit applications, integrated memories especially SRAM cell layout has been facing significant improvement. So in depth knowledge and detail analysis about the stability of the SRAM cells and the impact of physical parameters variation is a must in modern CMOS designs. As these high density circuits consume an excessive amount of power and generate an increased amount of heat they are more susceptible to run time failures and present serious reliability problems. SRAM arrays consume a large portion of the chip area in today's embedded system hence it seems very interesting as well as important to investigate this particular component. Circuit designers are realizing the importance of limiting power consumption and improving energy efficiency at all levels of design. Reducing the power dissipation in memories can significantly improve the system power-efficiency, performance, reliability, and overall costs. In this book various SRAM architectures with different leakage power reduction schemes have been investigated in Deep Submicron region. 92 pp. Englisch. Codice articolo 9783659263897

Contatta il venditore

Compra nuovo

EUR 49,00
Convertire valuta
Spese di spedizione: EUR 23,00
Da: Germania a: U.S.A.
Destinazione, tempi e costi

Quantità: 2 disponibili

Aggiungi al carrello

Immagini fornite dal venditore

Geetika Srivastava
ISBN 10: 3659263893 ISBN 13: 9783659263897
Nuovo Brossura
Print on Demand

Da: moluna, Greven, Germania

Valutazione del venditore 4 su 5 stelle 4 stelle, Maggiori informazioni sulle valutazioni dei venditori

Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Srivastava GeetikaDr. Geetika Srivastava, M.Tech., Ph.D.(Electronics). Has more than 8 years of teaching and research experience and published many reputed international journal research papers. Qualified UGC-NET Examination in Elect. Codice articolo 5144118

Contatta il venditore

Compra nuovo

EUR 41,05
Convertire valuta
Spese di spedizione: EUR 48,99
Da: Germania a: U.S.A.
Destinazione, tempi e costi

Quantità: Più di 20 disponibili

Aggiungi al carrello

Immagini fornite dal venditore

Geetika Srivastava
ISBN 10: 3659263893 ISBN 13: 9783659263897
Nuovo Taschenbuch

Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Taschenbuch. Condizione: Neu. Neuware -During past few decades CMOS IC technologies have been aggressively scaled down to nanometer regime. Due to verity of demands of different circuit applications, integrated memories especially SRAM cell layout has been facing significant improvement. So in depth knowledge and detail analysis about the stability of the SRAM cells and the impact of physical parameters variation is a must in modern CMOS designs. As these high density circuits consume an excessive amount of power and generate an increased amount of heat they are more susceptible to run time failures and present serious reliability problems. SRAM arrays consume a large portion of the chip area in today¿s embedded system hence it seems very interesting as well as important to investigate this particular component. Circuit designers are realizing the importance of limiting power consumption and improving energy efficiency at all levels of design. Reducing the power dissipation in memories can significantly improve the system power-efficiency, performance, reliability, and overall costs. In this book various SRAM architectures with different leakage power reduction schemes have been investigated in Deep Submicron region.Books on Demand GmbH, Überseering 33, 22297 Hamburg 92 pp. Englisch. Codice articolo 9783659263897

Contatta il venditore

Compra nuovo

EUR 49,00
Convertire valuta
Spese di spedizione: EUR 60,00
Da: Germania a: U.S.A.
Destinazione, tempi e costi

Quantità: 2 disponibili

Aggiungi al carrello

Immagini fornite dal venditore

Geetika Srivastava
ISBN 10: 3659263893 ISBN 13: 9783659263897
Nuovo Taschenbuch
Print on Demand

Da: AHA-BUCH GmbH, Einbeck, Germania

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - During past few decades CMOS IC technologies have been aggressively scaled down to nanometer regime. Due to verity of demands of different circuit applications, integrated memories especially SRAM cell layout has been facing significant improvement. So in depth knowledge and detail analysis about the stability of the SRAM cells and the impact of physical parameters variation is a must in modern CMOS designs. As these high density circuits consume an excessive amount of power and generate an increased amount of heat they are more susceptible to run time failures and present serious reliability problems. SRAM arrays consume a large portion of the chip area in today's embedded system hence it seems very interesting as well as important to investigate this particular component. Circuit designers are realizing the importance of limiting power consumption and improving energy efficiency at all levels of design. Reducing the power dissipation in memories can significantly improve the system power-efficiency, performance, reliability, and overall costs. In this book various SRAM architectures with different leakage power reduction schemes have been investigated in Deep Submicron region. Codice articolo 9783659263897

Contatta il venditore

Compra nuovo

EUR 49,00
Convertire valuta
Spese di spedizione: EUR 60,78
Da: Germania a: U.S.A.
Destinazione, tempi e costi

Quantità: 1 disponibili

Aggiungi al carrello

Foto dell'editore

Srivastava, Geetika; Srivastava, Geetika
ISBN 10: 3659263893 ISBN 13: 9783659263897
Nuovo Paperback

Da: Revaluation Books, Exeter, Regno Unito

Valutazione del venditore 5 su 5 stelle 5 stelle, Maggiori informazioni sulle valutazioni dei venditori

Paperback. Condizione: Brand New. 92 pages. 8.66x5.91x0.21 inches. In Stock. Codice articolo 3659263893

Contatta il venditore

Compra nuovo

EUR 95,30
Convertire valuta
Spese di spedizione: EUR 28,63
Da: Regno Unito a: U.S.A.
Destinazione, tempi e costi

Quantità: 1 disponibili

Aggiungi al carrello