Articoli correlati a CMOS SRAM Memory Chip Design: High Speed and Low Power
Sinossi
Static random-access memory (SRAM) continues to be a critical component across a wide range of microelectronics applications from consumer wireless to high-end workstation and microprocessor applications. For almost all fields of applications, semiconductor memory has been a key enabling technology. It is forecasted that embedded memory in SOC designs will cover up to 90% of the total chip area. A representative example is the use of cache memory in microprocessors. The operational speed could be significantly improved by the application of on-chip cache memory Semiconductor memory arrays capable of storing large quantities of digital information are essential to all digital systems. The ever-increasing demand for larger data storage capacity has driven the fabrication technology and memory development toward more compact design rules and, consequently, toward higher storage densities. This book deals with design of low power static random-access memory cells and peripheral circuits for standalone RAMs, in 350nm focusing on stable operation and reduced leakage current and power dissipation in standby and active modes.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
L'autore
Ms.Sakshi Rajput is working as Assistant Professor in Maharaja Surajmal Institute of Technology,Delhi.She received B.E.(Hons)in Electronics and Communication from University of Rajasthan,Jaipur and M.Tech(Hons)in VLSI Design from Guru Gobind Singh Indraprastha University,Delhi .Her research interest includes Low power VLSI design.
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Risultati della ricerca per CMOS SRAM Memory Chip Design: High Speed and Low Power
Immagini fornite dal venditore
CMOS SRAM Memory Chip Design
Editore:
LAP Lambert Academic Publishing Nov 2016, 2016
ISBN 10: 3659320374
ISBN 13: 9783659320378
Nuovo
Taschenbuch
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Static random-access memory (SRAM) continues to be a critical component across a wide range of microelectronics applications from consumer wireless to high-end workstation and microprocessor applications. For almost all fields of applications, semiconductor memory has been a key enabling technology. It is forecasted that embedded memory in SOC designs will cover up to 90% of the total chip area. A representative example is the use of cache memory in microprocessors. The operational speed could be significantly improved by the application of on-chip cache memory Semiconductor memory arrays capable of storing large quantities of digital information are essential to all digital systems. The ever-increasing demand for larger data storage capacity has driven the fabrication technology and memory development toward more compact design rules and, consequently, toward higher storage densities. This book deals with design of low power static random-access memory cells and peripheral circuits for standalone RAMs, in 350nm focusing on stable operation and reduced leakage current and power dissipation in standby and active modes. 136 pp. Englisch. Codice articolo 9783659320378
Compra nuovo
EUR 59,00
Spedizione EUR 23,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 2 disponibili
Immagini fornite dal venditore
CMOS SRAM Memory Chip Design : High Speed and Low Power
Editore:
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659320374
ISBN 13: 9783659320378
Nuovo
Taschenbuch
Da: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Static random-access memory (SRAM) continues to be a critical component across a wide range of microelectronics applications from consumer wireless to high-end workstation and microprocessor applications. For almost all fields of applications, semiconductor memory has been a key enabling technology. It is forecasted that embedded memory in SOC designs will cover up to 90% of the total chip area. A representative example is the use of cache memory in microprocessors. The operational speed could be significantly improved by the application of on-chip cache memory Semiconductor memory arrays capable of storing large quantities of digital information are essential to all digital systems. The ever-increasing demand for larger data storage capacity has driven the fabrication technology and memory development toward more compact design rules and, consequently, toward higher storage densities. This book deals with design of low power static random-access memory cells and peripheral circuits for standalone RAMs, in 350nm focusing on stable operation and reduced leakage current and power dissipation in standby and active modes. Codice articolo 9783659320378
Compra nuovo
EUR 59,00
Spedizione EUR 35,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
CMOS SRAM Memory Chip Design
Editore:
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659320374
ISBN 13: 9783659320378
Nuovo
Brossura
Da: moluna, Greven, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Rajput SakshiMs.Sakshi Rajput is working as Assistant Professor in Maharaja Surajmal Institute of Technology,Delhi.She received B.E.(Hons)in Electronics and Communication from University of Rajasthan,Jaipur and M.Tech(Hons)in VLSI De. Codice articolo 5148317
Compra nuovo
EUR 49,26
Spedizione EUR 48,99
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: Più di 20 disponibili
Foto dell'editore
CMOS SRAM Memory Chip Design: High Speed and Low Power
Editore:
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 3659320374
ISBN 13: 9783659320378
Antico o usato
Paperback
Da: Mispah books, Redhill, SURRE, Regno Unito
Valutazione del venditore 4 su 5 stelle
Paperback. Condizione: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book. Codice articolo ERICA75836593203746
Compra usato
EUR 140,59
Spedizione EUR 29,42
Spedito da Regno Unito a U.S.A.
Spedito da Regno Unito a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
CMOS SRAM Memory Chip Design
Editore:
LAP LAMBERT Academic Publishing Jan 2013, 2013
ISBN 10: 3659320374
ISBN 13: 9783659320378
Nuovo
Taschenbuch
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Static random-access memory (SRAM) continues to be a critical component across a wide range of microelectronics applications from consumer wireless to high-end workstation and microprocessor applications. For almost all fields of applications, semiconductor memory has been a key enabling technology. It is forecasted that embedded memory in SOC designs will cover up to 90% of the total chip area. A representative example is the use of cache memory in microprocessors. The operational speed could be significantly improved by the application of on-chip cache memory Semiconductor memory arrays capable of storing large quantities of digital information are essential to all digital systems. The ever-increasing demand for larger data storage capacity has driven the fabrication technology and memory development toward more compact design rules and, consequently, toward higher storage densities. This book deals with design of low power static random-access memory cells and peripheral circuits for standalone RAMs, in 350nm focusing on stable operation and reduced leakage current and power dissipation in standby and active modes.OmniScriptum SRL, Str. Armeneasca 28/1, office 1, 2012 Chisinau 136 pp. Englisch. Codice articolo 9783659320378
Compra nuovo
EUR 236,00
Spedizione EUR 60,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
CMOS SRAM Memory Chip Design | High Speed and Low Power
Editore:
LAP LAMBERT Academic Publishing, 2016
ISBN 10: 3659320374
ISBN 13: 9783659320378
Nuovo
Taschenbuch
Da: preigu, Osnabrück, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. CMOS SRAM Memory Chip Design | High Speed and Low Power | Sakshi Rajput | Taschenbuch | 136 S. | Englisch | 2016 | LAP LAMBERT Academic Publishing | EAN 9783659320378 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Codice articolo 106105839
Compra nuovo
EUR 236,00
Spedizione EUR 70,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 5 disponibili