Articoli correlati a Dual Core RISC Processor with configurable hardware...
Sinossi
This book proposes design and architecture of a dynamically scalable dual-core pipelined processor. Methodology of the design is the core fusion of two processors where two independent cores can dynamically morph into a larger processing unit, or they can be used as distinct processing elements to achieve high sequential performance and high parallel performance. Processor provides two execution modes. Mode1 is multiprogramming mode for execution of streams of instruction of lower data width, i.e., each core can perform 16-bit operations individually. Performance is improved in this mode due to the parallel execution of instructions in both the cores at the cost of area. In mode2, both the processing cores are coupled and behave like single, high data width processing unit, i.e., can perform 32-bit operation. Additional core-to-core communication is needed to realise this mode. The mode can switch dynamically; therefore, this processor can provide multifunction with single design. Design and verification of processor has been done successfully using Verilog on Xilinx 14.1 platform. The processor is verified in both simulation and synthesis with the help of test programs.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Compra nuovo
Visualizza questo articolo
EUR 34,25
EUR 9,70 per la spedizione da Germania a Italia
Destinazione, tempi e costiRisultati della ricerca per Dual Core RISC Processor with configurable hardware...
Immagini fornite dal venditore
Dual Core RISC Processor with configurable hardware using VERILOG
Editore:
LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659417882
ISBN 13: 9783659417887
Nuovo
Brossura
Da: moluna, Greven, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Kumar NishantI have done my M.Tech from NIT Bhopal and B.Tech with HONOURS from RTU Kota.At Present I am working on GPU(Graphical Processor Unit).My research area is VLSI architecture and image processingThis book proposes design. Codice articolo 24857071
Quantità: Più di 20 disponibili
Foto dell'editore
Dual Core RISC Processor with configurable hardware using VERILOG
Print on DemandDa: PBShop.store US, Wood Dale, IL, U.S.A.
Valutazione del venditore 5 su 5 stelle
PAP. Condizione: New. New Book. Shipped from UK. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Codice articolo L0-9783659417887
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Dual Core RISC Processor with configurable hardware using VERILOG
Editore:
LAP LAMBERT Academic Publishing Apr 2015, 2015
ISBN 10: 3659417882
ISBN 13: 9783659417887
Nuovo
Taschenbuch
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This book proposes design and architecture of a dynamically scalable dual-core pipelined processor. Methodology of the design is the core fusion of two processors where two independent cores can dynamically morph into a larger processing unit, or they can be used as distinct processing elements to achieve high sequential performance and high parallel performance. Processor provides two execution modes. Mode1 is multiprogramming mode for execution of streams of instruction of lower data width, i.e., each core can perform 16-bit operations individually. Performance is improved in this mode due to the parallel execution of instructions in both the cores at the cost of area. In mode2, both the processing cores are coupled and behave like single, high data width processing unit, i.e., can perform 32-bit operation. Additional core-to-core communication is needed to realise this mode. The mode can switch dynamically; therefore, this processor can provide multifunction with single design. Design and verification of processor has been done successfully using Verilog on Xilinx 14.1 platform. The processor is verified in both simulation and synthesis with the help of test programs. 68 pp. Englisch. Codice articolo 9783659417887
Quantità: 2 disponibili
Foto dell'editore
Dual Core RISC Processor with configurable hardware using VERILOG
Print on DemandDa: PBShop.store UK, Fairford, GLOS, Regno Unito
Valutazione del venditore 5 su 5 stelle
PAP. Condizione: New. New Book. Delivered from our UK warehouse in 4 to 14 business days. THIS BOOK IS PRINTED ON DEMAND. Established seller since 2000. Codice articolo L0-9783659417887
Quantità: Più di 20 disponibili
Foto dell'editore
Dual Core RISC Processor with configurable hardware using VERILOG
Editore:
LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659417882
ISBN 13: 9783659417887
Nuovo
Brossura
Da: Ria Christie Collections, Uxbridge, Regno Unito
Valutazione del venditore 5 su 5 stelle
Condizione: New. In. Codice articolo ria9783659417887_new
Quantità: Più di 20 disponibili
Foto dell'editore
Dual Core RISC Processor with configurable hardware using VERILOG
Editore:
LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659417882
ISBN 13: 9783659417887
Nuovo
Brossura
Da: California Books, Miami, FL, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: New. Codice articolo I-9783659417887
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Dual Core RISC Processor with configurable hardware using VERILOG
Editore:
LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659417882
ISBN 13: 9783659417887
Nuovo
Taschenbuch
Da: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - This book proposes design and architecture of a dynamically scalable dual-core pipelined processor. Methodology of the design is the core fusion of two processors where two independent cores can dynamically morph into a larger processing unit, or they can be used as distinct processing elements to achieve high sequential performance and high parallel performance. Processor provides two execution modes. Mode1 is multiprogramming mode for execution of streams of instruction of lower data width, i.e., each core can perform 16-bit operations individually. Performance is improved in this mode due to the parallel execution of instructions in both the cores at the cost of area. In mode2, both the processing cores are coupled and behave like single, high data width processing unit, i.e., can perform 32-bit operation. Additional core-to-core communication is needed to realise this mode. The mode can switch dynamically; therefore, this processor can provide multifunction with single design. Design and verification of processor has been done successfully using Verilog on Xilinx 14.1 platform. The processor is verified in both simulation and synthesis with the help of test programs. Codice articolo 9783659417887
Quantità: 1 disponibili
Immagini fornite dal venditore
Dual Core RISC Processor with configurable hardware using VERILOG
Editore:
LAP LAMBERT Academic Publishing Apr 2015, 2015
ISBN 10: 3659417882
ISBN 13: 9783659417887
Nuovo
Taschenbuch
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This book proposes design and architecture of a dynamically scalable dual-core pipelined processor. Methodology of the design is the core fusion of two processors where two independent cores can dynamically morph into a larger processing unit, or they can be used as distinct processing elements to achieve high sequential performance and high parallel performance. Processor provides two execution modes. Mode1 is multiprogramming mode for execution of streams of instruction of lower data width, i.e., each core can perform 16-bit operations individually. Performance is improved in this mode due to the parallel execution of instructions in both the cores at the cost of area. In mode2, both the processing cores are coupled and behave like single, high data width processing unit, i.e., can perform 32-bit operation. Additional core-to-core communication is needed to realise this mode. The mode can switch dynamically; therefore, this processor can provide multifunction with single design. Design and verification of processor has been done successfully using Verilog on Xilinx 14.1 platform. The processor is verified in both simulation and synthesis with the help of test programs.Books on Demand GmbH, Überseering 33, 22297 Hamburg 68 pp. Englisch. Codice articolo 9783659417887
Quantità: 1 disponibili
Foto dell'editore
Dual Core RISC Processor with configurable hardware using VERILOG
Editore:
LAP LAMBERT Academic Publishing, 2015
ISBN 10: 3659417882
ISBN 13: 9783659417887
Nuovo
Brossura
Da: Lucky's Textbooks, Dallas, TX, U.S.A.
Valutazione del venditore 5 su 5 stelle
Condizione: New. Codice articolo ABLIING23Mar3113020284851
Quantità: Più di 20 disponibili