Articoli correlati a High Performance Comparator Design using Hybrid PTL/CMOS...
Risultati della ricerca per High Performance Comparator Design using Hybrid PTL/CMOS...
Immagini fornite dal venditore
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style
Editore:
LAP LAMBERT Academic Publishing Sep 2013, 2013
ISBN 10: 365942093X
ISBN 13: 9783659420931
Nuovo
Taschenbuch
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The main objective of this book is to provide new low power, low area and low power delay product solution for Very Large Scale Integration (VLSI) designers. At circuit level, Hybrid PTL/CMOS logic style gives best results over CMOS only and PTL only. A fine cost-performance ratio comparator design based on modified 1's complement principle and conditional sum adder scheme using Hybrid PTL/CMOS logic style has been proposed in this report and the proposed design has small power dissipation, low power delay product and less area over various parameter ranges. Simulations are based on BSIM 3V3 90nm CMOS technology. It shows an 8-bit comparator of the proposed architecture only needs 154 transistors. 84 pp. Englisch. Codice articolo 9783659420931
Compra nuovo
EUR 39,90
Spedizione EUR 23,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 2 disponibili
Foto dell'editore
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style
ISBN 10: 365942093X
ISBN 13: 9783659420931
Nuovo
Brossura
Da: Books Puddle, Woodside, NY, U.S.A.
Valutazione del venditore 4 su 5 stelle
Condizione: New. Codice articolo 26400898688
Compra nuovo
EUR 65,67
Spedizione EUR 3,55
Spedito in U.S.A.
Spedito in U.S.A.
Quantità: 4 disponibili
Foto dell'editore
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style
ISBN 10: 365942093X
ISBN 13: 9783659420931
Nuovo
Brossura
Da: Majestic Books, Hounslow, Regno Unito
Valutazione del venditore 4 su 5 stelle
Condizione: New. Print on Demand. Codice articolo 395478367
Compra nuovo
EUR 65,33
Spedizione EUR 7,65
Spedito da Regno Unito a U.S.A.
Spedito da Regno Unito a U.S.A.
Quantità: 4 disponibili
Foto dell'editore
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style
ISBN 10: 365942093X
ISBN 13: 9783659420931
Nuovo
Brossura
Da: Biblios, Frankfurt am main, HESSE, Germania
Valutazione del venditore 4 su 5 stelle
Condizione: New. PRINT ON DEMAND. Codice articolo 18400898698
Compra nuovo
EUR 65,22
Spedizione EUR 9,95
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 4 disponibili
Immagini fornite dal venditore
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style
Editore:
LAP LAMBERT Academic Publishing, 2013
ISBN 10: 365942093X
ISBN 13: 9783659420931
Nuovo
Brossura
Da: moluna, Greven, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Sharma GeetanjaliMs. Geetanjali Sharma received her Master s degree in VLSI Design and B.Tech degree in Electronics and Communication Engg. from Rajasthan University,India.She is currently working as an Assistant Professor with MSIT,. Codice articolo 385766639
Compra nuovo
EUR 34,25
Spedizione EUR 48,99
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style
Editore:
LAP LAMBERT Academic Publishing Sep 2013, 2013
ISBN 10: 365942093X
ISBN 13: 9783659420931
Nuovo
Taschenbuch
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -The main objective of this book is to provide new low power, low area and low power delay product solution for Very Large Scale Integration (VLSI) designers. At circuit level, Hybrid PTL/CMOS logic style gives best results over CMOS only and PTL only. A fine cost-performance ratio comparator design based on modified 1's complement principle and conditional sum adder scheme using Hybrid PTL/CMOS logic style has been proposed in this report and the proposed design has small power dissipation, low power delay product and less area over various parameter ranges. Simulations are based on BSIM 3V3 90nm CMOS technology. It shows an 8-bit comparator of the proposed architecture only needs 154 transistors.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 84 pp. Englisch. Codice articolo 9783659420931
Compra nuovo
EUR 39,90
Spedizione EUR 60,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
High Performance Comparator Design using Hybrid PTL/CMOS Logic Style
Editore:
LAP LAMBERT Academic Publishing
ISBN 10: 365942093X
ISBN 13: 9783659420931
Nuovo
Taschenbuch
Da: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The main objective of this book is to provide new low power, low area and low power delay product solution for Very Large Scale Integration (VLSI) designers. At circuit level, Hybrid PTL/CMOS logic style gives best results over CMOS only and PTL only. A fine cost-performance ratio comparator design based on modified 1's complement principle and conditional sum adder scheme using Hybrid PTL/CMOS logic style has been proposed in this report and the proposed design has small power dissipation, low power delay product and less area over various parameter ranges. Simulations are based on BSIM 3V3 90nm CMOS technology. It shows an 8-bit comparator of the proposed architecture only needs 154 transistors. Codice articolo 9783659420931
Compra nuovo
EUR 39,90
Spedizione EUR 60,72
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili