Articoli correlati a Design of Magnitude Comparator Using Reversible Logic...
Sinossi
A need for low power ICs arises to keep the power density of ICs within tolerable limits. While the power dissipation increases linearly with advanced version processors, the power density also increases exponentially, because of the ever-shrinking size of the integrated circuits. Reversible logic is emerging as an important research area in the recent years due to its ability to reduce power dissipation, which is the main requirement in low power digital design.In our proposed method reversible comparator based on CMOS logic circuit is designed using reversible gates. In this design we try to reduce optimization parameters like number of constant inputs, garbage outputs, and quantum cost. The experimental results obtained for implementation in CADENCE EDA 180nm technology shows the considerable reduction in terms of Power Delay Product in comparison with the comparator designed in conventional.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Risultati della ricerca per Design of Magnitude Comparator Using Reversible Logic...
Immagini fornite dal venditore
Design of Magnitude Comparator Using Reversible Logic Gates
Editore:
LAP LAMBERT Academic Publishing Sep 2018, 2018
ISBN 10: 3659796069
ISBN 13: 9783659796067
Nuovo
Taschenbuch
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -A need for low power ICs arises to keep the power density of ICs within tolerable limits. While the power dissipation increases linearly with advanced version processors, the power density also increases exponentially, because of the ever-shrinking size of the integrated circuits. Reversible logic is emerging as an important research area in the recent years due to its ability to reduce power dissipation, which is the main requirement in low power digital design.In our proposed method reversible comparator based on CMOS logic circuit is designed using reversible gates. In this design we try to reduce optimization parameters like number of constant inputs, garbage outputs, and quantum cost. The experimental results obtained for implementation in CADENCE EDA 180nm technology shows the considerable reduction in terms of Power Delay Product in comparison with the comparator designed in conventional. 60 pp. Englisch. Codice articolo 9783659796067
Compra nuovo
EUR 39,90
Spedizione EUR 23,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 2 disponibili
Immagini fornite dal venditore
Design of Magnitude Comparator Using Reversible Logic Gates
Editore:
LAP LAMBERT Academic Publishing, 2018
ISBN 10: 3659796069
ISBN 13: 9783659796067
Nuovo
Taschenbuch
Da: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - A need for low power ICs arises to keep the power density of ICs within tolerable limits. While the power dissipation increases linearly with advanced version processors, the power density also increases exponentially, because of the ever-shrinking size of the integrated circuits. Reversible logic is emerging as an important research area in the recent years due to its ability to reduce power dissipation, which is the main requirement in low power digital design.In our proposed method reversible comparator based on CMOS logic circuit is designed using reversible gates. In this design we try to reduce optimization parameters like number of constant inputs, garbage outputs, and quantum cost. The experimental results obtained for implementation in CADENCE EDA 180nm technology shows the considerable reduction in terms of Power Delay Product in comparison with the comparator designed in conventional. Codice articolo 9783659796067
Compra nuovo
EUR 39,90
Spedizione EUR 35,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
Design of Magnitude Comparator Using Reversible Logic Gates
Editore:
LAP LAMBERT Academic Publishing, 2018
ISBN 10: 3659796069
ISBN 13: 9783659796067
Nuovo
Brossura
Da: moluna, Greven, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Karunamurthi SaranyaK. Saranya, is a Assistant Professor, Department of EEE in Dr. Mahalingam College of Engineering & Technology, Pollachi, Tamil Nadu. India. She completed her M.E in department of Applied Electronics at Government . Codice articolo 385769389
Compra nuovo
EUR 34,25
Spedizione EUR 48,99
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: Più di 20 disponibili
Foto dell'editore
Design of Magnitude Comparator Using Reversible Logic Gates
Editore:
LAP LAMBERT Academic Publishing, 2018
ISBN 10: 3659796069
ISBN 13: 9783659796067
Nuovo
Paperback
Da: Revaluation Books, Exeter, Regno Unito
Valutazione del venditore 5 su 5 stelle
Paperback. Condizione: Brand New. 60 pages. 8.66x5.91x0.14 inches. In Stock. Codice articolo 3659796069
Compra nuovo
EUR 76,36
Spedizione EUR 11,98
Spedito da Regno Unito a U.S.A.
Spedito da Regno Unito a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
Design of Magnitude Comparator Using Reversible Logic Gates
Editore:
LAP LAMBERT Academic Publishing Sep 2018, 2018
ISBN 10: 3659796069
ISBN 13: 9783659796067
Nuovo
Taschenbuch
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -A need for low power ICs arises to keep the power density of ICs within tolerable limits. While the power dissipation increases linearly with advanced version processors, the power density also increases exponentially, because of the ever-shrinking size of the integrated circuits. Reversible logic is emerging as an important research area in the recent years due to its ability to reduce power dissipation, which is the main requirement in low power digital design.In our proposed method reversible comparator based on CMOS logic circuit is designed using reversible gates. In this design we try to reduce optimization parameters like number of constant inputs, garbage outputs, and quantum cost. The experimental results obtained for implementation in CADENCE EDA 180nm technology shows the considerable reduction in terms of Power Delay Product in comparison with the comparator designed in conventional.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 60 pp. Englisch. Codice articolo 9783659796067
Compra nuovo
EUR 39,90
Spedizione EUR 60,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
Design of Magnitude Comparator Using Reversible Logic Gates
Editore:
LAP LAMBERT Academic Publishing, 2018
ISBN 10: 3659796069
ISBN 13: 9783659796067
Nuovo
Taschenbuch
Da: preigu, Osnabrück, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. Design of Magnitude Comparator Using Reversible Logic Gates | Saranya Karunamurthi (u. a.) | Taschenbuch | 60 S. | Englisch | 2018 | LAP LAMBERT Academic Publishing | EAN 9783659796067 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Codice articolo 114718798
Compra nuovo
EUR 36,60
Spedizione EUR 70,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 5 disponibili
Foto dell'editore
Design of Magnitude Comparator Using Reversible Logic Gates
Editore:
LAP LAMBERT Academic Publishing, 2018
ISBN 10: 3659796069
ISBN 13: 9783659796067
Nuovo
paperback
Da: Mispah books, Redhill, SURRE, Regno Unito
Valutazione del venditore 4 su 5 stelle
paperback. Condizione: New. NEW. SHIPS FROM MULTIPLE LOCATIONS. book. Codice articolo ERICA82936597960696
Compra nuovo
EUR 149,32
Spedizione EUR 29,95
Spedito da Regno Unito a U.S.A.
Spedito da Regno Unito a U.S.A.
Quantità: 1 disponibili