Simple Processors for Executing Scalar/Vector/ Matrix Instructions: Design, Implementation, and Performance Evaluation - Brossura
Sinossi
Nowadays, data-parallel applications, which include scientific and engineering, multimedia, network, security, etc., are growing in importance and demanding increased performance from hardware. On the other hand, the exponential growth in the fabrication technology and the continuous improvements in transistor density have allowed tens of billions of transistors to be integrated onto one single chip. Thus, this book proposes three microarchitectures for matrix processors architectures that exploit this huge number of transistors to improve the performance of data-parallel applications: simple matrix processor (SMP), simple super-matrix processor (SSMP), and multithreaded simple super-matrix processor (ThrSSMP). In addition, this book explains in details the implementation of our proposed designs for SMP, SSMP, and ThrSSMP using VHDL targeting FPGA Virtex-6, XC6VLX550T-2FF1760 device. Moreover, the performances of SMP/SSMP/ThrSSMP are evaluated on some vector/matrix kernels from basic linear algebra subprograms(BLAS).
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Risultati della ricerca per Simple Processors for Executing Scalar/Vector/ Matrix...
Immagini fornite dal venditore
Simple Processors for Executing Scalar/Vector/ Matrix Instructions
Editore:
LAP LAMBERT Academic Publishing Feb 2016, 2016
ISBN 10: 365983226X
ISBN 13: 9783659832260
Nuovo
Taschenbuch
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Nowadays, data-parallel applications, which include scientific and engineering, multimedia, network, security, etc., are growing in importance and demanding increased performance from hardware. On the other hand, the exponential growth in the fabrication technology and the continuous improvements in transistor density have allowed tens of billions of transistors to be integrated onto one single chip. Thus, this book proposes three microarchitectures for matrix processors architectures that exploit this huge number of transistors to improve the performance of data-parallel applications: simple matrix processor (SMP), simple super-matrix processor (SSMP), and multithreaded simple super-matrix processor (ThrSSMP). In addition, this book explains in details the implementation of our proposed designs for SMP, SSMP, and ThrSSMP using VHDL targeting FPGA Virtex-6, XC6VLX550T-2FF1760 device. Moreover, the performances of SMP/SSMP/ThrSSMP are evaluated on some vector/matrix kernels from basic linear algebra subprograms(BLAS). 224 pp. Englisch. Codice articolo 9783659832260
Compra nuovo
EUR 76,90
Spedizione EUR 23,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 2 disponibili
Immagini fornite dal venditore
Simple Processors for Executing Scalar/Vector/ Matrix Instructions
Editore:
LAP LAMBERT Academic Publishing, 2016
ISBN 10: 365983226X
ISBN 13: 9783659832260
Nuovo
Brossura
Da: moluna, Greven, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Elsayed ElsayedElsayed A. Elsayed is an assistant lecturer at Faculty of Engineering, Aswan University, Egypt. He received his master degree in Computer Science and Engineering in 2014. He is interested in computer architecture, para. Codice articolo 158877094
Compra nuovo
EUR 61,85
Spedizione EUR 48,99
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Simple Processors for Executing Scalar/Vector/ Matrix Instructions | Design, Implementation, and Performance Evaluation
Editore:
LAP LAMBERT Academic Publishing, 2016
ISBN 10: 365983226X
ISBN 13: 9783659832260
Nuovo
Taschenbuch
Da: preigu, Osnabrück, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. Simple Processors for Executing Scalar/Vector/ Matrix Instructions | Design, Implementation, and Performance Evaluation | Elsayed Elsayed (u. a.) | Taschenbuch | 224 S. | Englisch | 2016 | LAP LAMBERT Academic Publishing | EAN 9783659832260 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu. Codice articolo 103942908
Compra nuovo
EUR 64,80
Spedizione EUR 70,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 5 disponibili
Immagini fornite dal venditore
Simple Processors for Executing Scalar/Vector/ Matrix Instructions
Editore:
LAP LAMBERT Academic Publishing Feb 2016, 2016
ISBN 10: 365983226X
ISBN 13: 9783659832260
Nuovo
Taschenbuch
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Nowadays, data-parallel applications, which include scientific and engineering, multimedia, network, security, etc., are growing in importance and demanding increased performance from hardware. On the other hand, the exponential growth in the fabrication technology and the continuous improvements in transistor density have allowed tens of billions of transistors to be integrated onto one single chip. Thus, this book proposes three microarchitectures for matrix processors architectures that exploit this huge number of transistors to improve the performance of data-parallel applications: simple matrix processor (SMP), simple super-matrix processor (SSMP), and multithreaded simple super-matrix processor (ThrSSMP). In addition, this book explains in details the implementation of our proposed designs for SMP, SSMP, and ThrSSMP using VHDL targeting FPGA Virtex-6, XC6VLX550T-2FF1760 device. Moreover, the performances of SMP/SSMP/ThrSSMP are evaluated on some vector/matrix kernels from basic linear algebra subprograms(BLAS).VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 224 pp. Englisch. Codice articolo 9783659832260
Compra nuovo
EUR 76,90
Spedizione EUR 60,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
Simple Processors for Executing Scalar/Vector/ Matrix Instructions : Design, Implementation, and Performance Evaluation
Editore:
LAP LAMBERT Academic Publishing, 2016
ISBN 10: 365983226X
ISBN 13: 9783659832260
Nuovo
Taschenbuch
Da: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Nowadays, data-parallel applications, which include scientific and engineering, multimedia, network, security, etc., are growing in importance and demanding increased performance from hardware. On the other hand, the exponential growth in the fabrication technology and the continuous improvements in transistor density have allowed tens of billions of transistors to be integrated onto one single chip. Thus, this book proposes three microarchitectures for matrix processors architectures that exploit this huge number of transistors to improve the performance of data-parallel applications: simple matrix processor (SMP), simple super-matrix processor (SSMP), and multithreaded simple super-matrix processor (ThrSSMP). In addition, this book explains in details the implementation of our proposed designs for SMP, SSMP, and ThrSSMP using VHDL targeting FPGA Virtex-6, XC6VLX550T-2FF1760 device. Moreover, the performances of SMP/SSMP/ThrSSMP are evaluated on some vector/matrix kernels from basic linear algebra subprograms(BLAS). Codice articolo 9783659832260
Compra nuovo
EUR 76,90
Spedizione EUR 61,76
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili