Sinossi
The increasing complexity of System-on-Chips (SoCs) has resulted in the bottlenecking of the system due to scalability problems in the bus system. This leads to the decrement of performance of future SoCs with more complex circuitries inside them. Network-on-Chips (NoCs) was proposed as one of the solutions to overcome these issues especially regarding the communication between Intellectual Properties (IP) in a chip. The fundamentals in designing NoC include the selection of network topologies, and hence, performance optimization is needed to ensure the full advantage of networking is taken. Therefore, multi-level Network Partitioning techniques are proposed to obtain the optimal design of networks based on its performance. The performance of a network is measured by its throughput, average queue size, waiting time and data loss. This technique is applied in a case study using MPEG-4 video application. The proposed technique is expected to enhance the performance of the NoC.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
Risultati della ricerca per Performance Optimization in Network-on-Chip: Multi...
Immagini fornite dal venditore
Performance Optimization in Network-on-Chip
Editore:
LAP LAMBERT Academic Publishing Jun 2016, 2016
ISBN 10: 3659907456
ISBN 13: 9783659907456
Nuovo
Taschenbuch
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The increasing complexity of System-on-Chips (SoCs) has resulted in the bottlenecking of the system due to scalability problems in the bus system. This leads to the decrement of performance of future SoCs with more complex circuitries inside them. Network-on-Chips (NoCs) was proposed as one of the solutions to overcome these issues especially regarding the communication between Intellectual Properties (IP) in a chip. The fundamentals in designing NoC include the selection of network topologies, and hence, performance optimization is needed to ensure the full advantage of networking is taken. Therefore, multi-level Network Partitioning techniques are proposed to obtain the optimal design of networks based on its performance. The performance of a network is measured by its throughput, average queue size, waiting time and data loss. This technique is applied in a case study using MPEG-4 video application. The proposed technique is expected to enhance the performance of the NoC. 80 pp. Englisch. Codice articolo 9783659907456
Compra nuovo
EUR 35,90
Spese di spedizione:
EUR 23,00
Da: Germania a: U.S.A.
Quantità: 2 disponibili
Immagini fornite dal venditore
Performance Optimization in Network-on-Chip
Editore:
LAP LAMBERT Academic Publishing, 2016
ISBN 10: 3659907456
ISBN 13: 9783659907456
Nuovo
Brossura
Da: moluna, Greven, Germania
Valutazione del venditore 4 su 5 stelle
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Lit AsraniMuhamad Qaedi Edanan is a Bachelor in Electronic Engineering (Computer) from Universiti Malaysia Sarawak (UNIMAS). Asrani Lit is a Research Scientist at Department of Electrical and Electronic in UNIMAS.The increasing c. Codice articolo 385770553
Compra nuovo
EUR 31,27
Spese di spedizione:
EUR 48,99
Da: Germania a: U.S.A.
Quantità: Più di 20 disponibili
Foto dell'editore
Performance Optimization in Network-on-Chip: Multi Level Network Partitioning Approach
Editore:
LAP LAMBERT Academic Publishing, 2016
ISBN 10: 3659907456
ISBN 13: 9783659907456
Nuovo
Paperback
Da: Revaluation Books, Exeter, Regno Unito
Valutazione del venditore 5 su 5 stelle
Paperback. Condizione: Brand New. 80 pages. 8.66x5.91x0.19 inches. In Stock. Codice articolo 3659907456
Compra nuovo
EUR 69,65
Spese di spedizione:
EUR 11,37
Da: Regno Unito a: U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
Performance Optimization in Network-on-Chip
Editore:
LAP LAMBERT Academic Publishing Jun 2016, 2016
ISBN 10: 3659907456
ISBN 13: 9783659907456
Nuovo
Taschenbuch
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. Neuware -The increasing complexity of System-on-Chips (SoCs) has resulted in the bottlenecking of the system due to scalability problems in the bus system. This leads to the decrement of performance of future SoCs with more complex circuitries inside them. Network-on-Chips (NoCs) was proposed as one of the solutions to overcome these issues especially regarding the communication between Intellectual Properties (IP) in a chip. The fundamentals in designing NoC include the selection of network topologies, and hence, performance optimization is needed to ensure the full advantage of networking is taken. Therefore, multi-level Network Partitioning techniques are proposed to obtain the optimal design of networks based on its performance. The performance of a network is measured by its throughput, average queue size, waiting time and data loss. This technique is applied in a case study using MPEG-4 video application. The proposed technique is expected to enhance the performance of the NoC.Books on Demand GmbH, Überseering 33, 22297 Hamburg 80 pp. Englisch. Codice articolo 9783659907456
Compra nuovo
EUR 35,90
Spese di spedizione:
EUR 60,00
Da: Germania a: U.S.A.
Quantità: 2 disponibili
Immagini fornite dal venditore
Performance Optimization in Network-on-Chip : Multi Level Network Partitioning Approach
Editore:
LAP LAMBERT Academic Publishing, 2016
ISBN 10: 3659907456
ISBN 13: 9783659907456
Nuovo
Taschenbuch
Da: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The increasing complexity of System-on-Chips (SoCs) has resulted in the bottlenecking of the system due to scalability problems in the bus system. This leads to the decrement of performance of future SoCs with more complex circuitries inside them. Network-on-Chips (NoCs) was proposed as one of the solutions to overcome these issues especially regarding the communication between Intellectual Properties (IP) in a chip. The fundamentals in designing NoC include the selection of network topologies, and hence, performance optimization is needed to ensure the full advantage of networking is taken. Therefore, multi-level Network Partitioning techniques are proposed to obtain the optimal design of networks based on its performance. The performance of a network is measured by its throughput, average queue size, waiting time and data loss. This technique is applied in a case study using MPEG-4 video application. The proposed technique is expected to enhance the performance of the NoC. Codice articolo 9783659907456
Compra nuovo
EUR 35,90
Spese di spedizione:
EUR 60,69
Da: Germania a: U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
Performance Optimization in Network-on-Chip | Multi Level Network Partitioning Approach
Editore:
LAP LAMBERT Academic Publishing, 2016
ISBN 10: 3659907456
ISBN 13: 9783659907456
Nuovo
Taschenbuch
Da: preigu, Osnabrück, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. Performance Optimization in Network-on-Chip | Multi Level Network Partitioning Approach | Asrani Lit (u. a.) | Taschenbuch | 80 S. | Englisch | 2016 | LAP LAMBERT Academic Publishing | EAN 9783659907456 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu. Codice articolo 103588727
Compra nuovo
EUR 33,25
Spese di spedizione:
EUR 70,00
Da: Germania a: U.S.A.
Quantità: 5 disponibili