Articoli correlati a Low Power Flash ADC: VLSI Technology
Sinossi
In this project, a new design for a low power CMOS flash Analog-to-Digital Converter (ADC) is proposed. A 6-bit flash ADC, with a maximum acquisition speed of 1 GHz, is implemented in a 1.2 V analog supply voltage. Microwind simulation results for the proposed flash ADC verifying the analytical results are also given. It shows that the proposed 6-bit flash ADC consumes about 72 mW in a commercial 90 nm CMOS process. The new design offers lower number of comparators and lower power consumption compared with the traditional flash ADC.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
L'autore
It describes how to design a low power flash ADC which gives high speed,low cost&less complexity rather than conventional flash ADC.
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Compra nuovo
Visualizza questo articolo
EUR 41,05
EUR 9,70 per la spedizione da Germania a Italia
Destinazione, tempi e costiRisultati della ricerca per Low Power Flash ADC: VLSI Technology
Immagini fornite dal venditore
Low Power Flash ADC
Editore:
LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3845440848
ISBN 13: 9783845440842
Nuovo
Brossura
Da: moluna, Greven, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Subba Reddy MurraIt describes how to design a low power flash ADC which gives high speed,low cost&less complexity rather than conventional flash ADC.In this project, a new design for a low power CMOS flash Analog-to-Digital Conve. Codice articolo 5482784
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Low Power Flash ADC
Editore:
LAP LAMBERT Academic Publishing Aug 2011, 2011
ISBN 10: 3845440848
ISBN 13: 9783845440842
Nuovo
Taschenbuch
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -In this project, a new design for a low power CMOS flash Analog-to-Digital Converter (ADC) is proposed. A 6-bit flash ADC, with a maximum acquisition speed of 1 GHz, is implemented in a 1.2 V analog supply voltage. Microwind simulation results for the proposed flash ADC verifying the analytical results are also given. It shows that the proposed 6-bit flash ADC consumes about 72 mW in a commercial 90 nm CMOS process. The new design offers lower number of comparators and lower power consumption compared with the traditional flash ADC. 80 pp. Englisch. Codice articolo 9783845440842
Quantità: 2 disponibili
Immagini fornite dal venditore
Low Power Flash ADC : VLSI Technology
Editore:
LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3845440848
ISBN 13: 9783845440842
Nuovo
Taschenbuch
Da: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - In this project, a new design for a low power CMOS flash Analog-to-Digital Converter (ADC) is proposed. A 6-bit flash ADC, with a maximum acquisition speed of 1 GHz, is implemented in a 1.2 V analog supply voltage. Microwind simulation results for the proposed flash ADC verifying the analytical results are also given. It shows that the proposed 6-bit flash ADC consumes about 72 mW in a commercial 90 nm CMOS process. The new design offers lower number of comparators and lower power consumption compared with the traditional flash ADC. Codice articolo 9783845440842
Quantità: 1 disponibili
Immagini fornite dal venditore
Low Power Flash ADC
Editore:
LAP LAMBERT Academic Publishing Aug 2011, 2011
ISBN 10: 3845440848
ISBN 13: 9783845440842
Nuovo
Taschenbuch
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. Neuware -In this project, a new design for a low power CMOS flash Analog-to-Digital Converter (ADC) is proposed. A 6-bit flash ADC, with a maximum acquisition speed of 1 GHz, is implemented in a 1.2 V analog supply voltage. Microwind simulation results for the proposed flash ADC verifying the analytical results are also given. It shows that the proposed 6-bit flash ADC consumes about 72 mW in a commercial 90 nm CMOS process. The new design offers lower number of comparators and lower power consumption compared with the traditional flash ADC.Books on Demand GmbH, Überseering 33, 22297 Hamburg 80 pp. Englisch. Codice articolo 9783845440842
Quantità: 2 disponibili