Sinossi
Arithmetic circuits, like adders and multipliers, are one of the basic components in the design of communication circuits. In fact 8.72% of all instructions in a typical scientific program are multiplies. The multiplier is a fairly large block of a computing system. Multiplier is not only a high-delay block but also a significant source of power dissipation. That’s why, if one also aims to minimize power consumption, it is of great interest to identify the techniques to be applied to reduce delay by using various delay optimizations. Array architecture is a popular technique to implement the multipliers due to its compact structure. In this book, six array multiplier circuits using different AND cells and XOR gates have been designed, simulated, analyzed and compared. This analysis should help shed some light on the low power and high throughput 2×2 array multiplier cells and should be especially useful for post graduate students and research scholars working in low power VLSI circuit design field.
Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.
L'autore
Tripti Sharma, M.Tech., Ph.D. (pursuing): Achieved M.Tech.(VLSI Design) degree from MITS (Deemed University), Pursuing Ph.D. from Gyan Vihar University, Jaipur, Currently working as an Assistant Professor at MITS (Deemed University), Lakshmangarh, INDIA.
Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.
Risultati della ricerca per Low Power and High Performance Array Multiplier: Design...
Immagini fornite dal venditore
Low Power and High Performance Array Multiplier
Editore:
LAP LAMBERT Academic Publishing Dez 2011, 2011
ISBN 10: 3847310313
ISBN 13: 9783847310310
Nuovo
Taschenbuch
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Arithmetic circuits, like adders and multipliers, are one of the basic components in the design of communication circuits. In fact 8.72% of all instructions in a typical scientific program are multiplies. The multiplier is a fairly large block of a computing system. Multiplier is not only a high-delay block but also a significant source of power dissipation. That s why, if one also aims to minimize power consumption, it is of great interest to identify the techniques to be applied to reduce delay by using various delay optimizations. Array architecture is a popular technique to implement the multipliers due to its compact structure. In this book, six array multiplier circuits using different AND cells and XOR gates have been designed, simulated, analyzed and compared. This analysis should help shed some light on the low power and high throughput 2×2 array multiplier cells and should be especially useful for post graduate students and research scholars working in low power VLSI circuit design field. 68 pp. Englisch. Codice articolo 9783847310310
Compra nuovo
EUR 49,00
Spedizione EUR 23,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 2 disponibili
Immagini fornite dal venditore
Low Power and High Performance Array Multiplier
Editore:
LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3847310313
ISBN 13: 9783847310310
Nuovo
Brossura
Da: moluna, Greven, Germania
Valutazione del venditore 5 su 5 stelle
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Sharma TriptiTripti Sharma, M.Tech., Ph.D. (pursuing): Achieved M.Tech.(VLSI Design) degree from MITS (Deemed University), Pursuing Ph.D. from Gyan Vihar University, Jaipur, Currently working as an Assistant Professor at MITS (Deemed. Codice articolo 5509174
Compra nuovo
EUR 41,05
Spedizione EUR 48,99
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: Più di 20 disponibili
Immagini fornite dal venditore
Low Power and High Performance Array Multiplier
Editore:
LAP LAMBERT Academic Publishing Dez 2011, 2011
ISBN 10: 3847310313
ISBN 13: 9783847310310
Nuovo
Taschenbuch
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -Arithmetic circuits, like adders and multipliers, are one of the basic components in the design of communication circuits. In fact 8.72% of all instructions in a typical scientific program are multiplies. The multiplier is a fairly large block of a computing system. Multiplier is not only a high-delay block but also a significant source of power dissipation. That¿s why, if one also aims to minimize power consumption, it is of great interest to identify the techniques to be applied to reduce delay by using various delay optimizations. Array architecture is a popular technique to implement the multipliers due to its compact structure. In this book, six array multiplier circuits using different AND cells and XOR gates have been designed, simulated, analyzed and compared. This analysis should help shed some light on the low power and high throughput 2×2 array multiplier cells and should be especially useful for post graduate students and research scholars working in low power VLSI circuit design field.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 68 pp. Englisch. Codice articolo 9783847310310
Compra nuovo
EUR 49,00
Spedizione EUR 60,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
Low Power and High Performance Array Multiplier : Design and Analysis
Editore:
LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3847310313
ISBN 13: 9783847310310
Nuovo
Taschenbuch
Da: AHA-BUCH GmbH, Einbeck, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Arithmetic circuits, like adders and multipliers, are one of the basic components in the design of communication circuits. In fact 8.72% of all instructions in a typical scientific program are multiplies. The multiplier is a fairly large block of a computing system. Multiplier is not only a high-delay block but also a significant source of power dissipation. That s why, if one also aims to minimize power consumption, it is of great interest to identify the techniques to be applied to reduce delay by using various delay optimizations. Array architecture is a popular technique to implement the multipliers due to its compact structure. In this book, six array multiplier circuits using different AND cells and XOR gates have been designed, simulated, analyzed and compared. This analysis should help shed some light on the low power and high throughput 2×2 array multiplier cells and should be especially useful for post graduate students and research scholars working in low power VLSI circuit design field. Codice articolo 9783847310310
Compra nuovo
EUR 49,00
Spedizione EUR 60,60
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 1 disponibili
Immagini fornite dal venditore
Low Power and High Performance Array Multiplier | Design and Analysis
Editore:
LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3847310313
ISBN 13: 9783847310310
Nuovo
Taschenbuch
Da: preigu, Osnabrück, Germania
Valutazione del venditore 5 su 5 stelle
Taschenbuch. Condizione: Neu. Low Power and High Performance Array Multiplier | Design and Analysis | Tripti Sharma (u. a.) | Taschenbuch | 68 S. | Englisch | 2011 | LAP LAMBERT Academic Publishing | EAN 9783847310310 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu. Codice articolo 106693459
Compra nuovo
EUR 43,30
Spedizione EUR 70,00
Spedito da Germania a U.S.A.
Spedito da Germania a U.S.A.
Quantità: 5 disponibili
Foto dell'editore
Low Power and High Performance Array Multiplier: Design and Analysis
Editore:
LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3847310313
ISBN 13: 9783847310310
Antico o usato
Paperback
Da: Mispah books, Redhill, SURRE, Regno Unito
Valutazione del venditore 4 su 5 stelle
Paperback. Condizione: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book. Codice articolo ERICA75838473103136
Compra usato
EUR 114,16
Spedizione EUR 28,86
Spedito da Regno Unito a U.S.A.
Spedito da Regno Unito a U.S.A.
Quantità: 1 disponibili