Isbn: 9786130308063 (3 risultati)

Perfeziona la tua ricerca

  • Libri (3)

  • Nuovo (3)

  • Con foto (3)

a

Fascia di prezzo personalizzata (EUR)

a

    • Editore: VDM Verlag Dr. Müller E.K. Dez 2009, 2009

      613030806X / 9786130308063

      • Brossura
      • Print on Demand

      Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, GermaniaBuchWeltWeit Ludwig Meier e.K.

      Venditore con 5 stelle
      Contatta il venditore

      Condizione: Nuovo

      EUR 34,00

      EUR 23,00 spedizione 
      Spedito da Germania a U.S.A.

      Quantità: 2 disponibili

      Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -Please note that the content of this book primarily consists of articles available from Wikipedia or other free sources online.The acronym RISC, for reduced instruction set computer, represents a CPU design strategy emphasizing the insight that simplified instructions that 'do less' may still provide for higher performance if this simplicity can be utilized to make instructions execute very quickly. Many proposals for a 'precise' definition have been attempted, and the term is being slowly replaced by the more descriptive load-store architecture. Well known RISC families include Alpha, ARC, ARM, AVR, MIPS, PA-RISC, Power Architecture, SuperH, and SPARC. Englisch.

    • Condizione: Nuovo

      EUR 109,85

      EUR 70,00 spedizione 
      Spedito da Germania a U.S.A.

      Quantità: 5 disponibili

      Taschenbuch. Condizione: Neu. Reduced Instruction Set Computer | Addressing Mode, Complex Instruction Set Computer, Very Long Instruction Word, Minimal Instruction Set Computer | Lambert M. Surhone (u. a.) | Taschenbuch | Englisch | 2026 | OmniScriptum | EAN 9786130308063 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preigu[dot]de | Anbieter: preigu Print on Demand.

    • Condizione: Nuovo

      EUR 189,66

      EUR 30,50 spedizione 
      Spedito da Germania a U.S.A.

      Quantità: 1 disponibili

      Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - Please note that the content of this book primarily consists of articles available from Wikipedia or other free sources online.The acronym RISC, for reduced instruction set computer, represents a CPU design strategy emphasizing the insight that simplified instructions that 'do less' may still provide for higher performance if this simplicity can be utilized to make instructions execute very quickly. Many proposals for a 'precise' definition have been attempted, and the term is being slowly replaced by the more descriptive load-store architecture. Well known RISC families include Alpha, ARC, ARM, AVR, MIPS, PA-RISC, Power Architecture, SuperH, and SPARC.