VHDL Coding Styles and Methodologies

Cohen Ben

ISBN 10: 0792384741 / ISBN 13: 9780792384748

Editore: Springer, 1999

Riguardo questo articolo

Print on Demand pp. 480 68:B&W 7 x 10 in or 254 x 178 mm Case Laminate on White w/Gloss Lam.

Codice articolo 7547243

Dati bibliografici

• Titolo: VHDL Coding Styles and Methodologies
• Editore: Springer
• Data di pubblicazione: 1999
• Lingua: Inglese
• ISBN 10: 0792384741
• ISBN 13: 9780792384748
• Rilegatura: Rilegato
• Edizione: seconda edizione
• Condizione: New

Descrizione articolo

Riassunto

VHDL Coding Styles and Methodologies, Edition is a follow up book to the first edition of same book and to VHDL Answers to Frequently Asked Questions, first and second editions. This book was originally written as a teaching tool for a VHDL training course. The author began writing the book because he could not find a practical and easy to read book that gave in depth coverage of both, the language and coding methodologies. This edition provides practical information on reusable software methodologies for the design of bus functional models for testbenches. It also provides guidelines in the use of VHDL for synthesis. All VHDL code described in the book is on a companion CD. The CD also includes the GNU toolsuite with EMACS language sensitive editor (with VHDL, Verilog, and other language templates), and TSHELL tools that emulate a Unix shell. Model Technology graciously included a timed evaluation version of ModelSim, a recognized industry standard VHDL/Verilog compiler and simulator that supports easy viewing of the models under analysis, along with many debug features. In addition, Synplicity included a timed version of Synplify, a very efficient, user friendly and easy to use FPGA synthesis tool. Synplify provides a user both the RTL and gate level views of the synthesized model, and a performance report of the design. Optimization mechanisms are provided in the tool.

Product Description

This text follows up the first edition of the same book and also "VHDL Answers to Frequently Asked Questions", first and second editions. The book was originally written as a teaching tool for a VHDL training course. This new edition provides practical information on reusable software methodologies for the design of bus functional models for testbenches. It also provides guidelines in the use of VHDL for synthesis. All VHDL code described in the book is on a companion CD, which also includes the GNU toolsite with EMACS language-sensitive editor (with VHDL, Verilog, and other language templates), and TSHELL tools that emulate a Unix shell. Model Technology included an evaluation version of ModelSim, a recognized industry standard VHDL/Verilog compiler and simulator that supports easy viewing of the models under analysis, along with many debug features. The text is intended for professional engineers as well as students. It is organized in 13 chapters, each covering a separate aspect of the language, with complete examples. It provides a practical approach to learning VHDL. Combining methodologies and coding styles, along with VHDL rules, the text aims to lead the reader in the right direction from the beginning. Included is a CD that contains: all code included in the book; GNU EMACS language-sensitive editor with VHDL, Verilog, and templates for other languages; GNU TSHELL tools that emulate Unix shell; 30-day evaluation of ModelSim VHDL compiler/simulator from Model Technology; 20-day evaluation of Synplify VHDL/Verilog FPGA synthesizer from Synplicity; VHDL template demonstrating the language syntax; and VHDL '87 and HDL '93 formal syntax in HTML format.