Da: GreatBookPrices, Columbia, MD, U.S.A.
EUR 53,50
Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New.
Da: Book Dispensary, Concord, ON, Canada
EUR 53,02
Quantità: 1 disponibili
Aggiungi al carrelloSoft cover. Condizione: New. BRAND NEW softcover. Book.
Da: GreatBookPrices, Columbia, MD, U.S.A.
EUR 59,91
Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: As New. Unread book in perfect condition.
EUR 7,11
Quantità: 1 disponibili
Aggiungi al carrelloHardcover/Hardback. Condizione: Fair. Avtor povesti Nr. izvestnyj partizan Bryanshchiny. On vozglavlyal razvedku i diversionnoe delo v partizanskoj brigade 'Za Rodinu', prinimal uchastie vo mnogikh boevykh operatsiyakh. Povest 'Lesnoj front' pravdivo i yarko rasskazyvaet o narodnom podvige bryantsev v gody Velikoj Otechestvennoj vojny i v poslevoennoe vremya. Dlya massovogo chitatelya.
Da: Ria Christie Collections, Uxbridge, Regno Unito
EUR 59,86
Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. In.
Da: Chiron Media, Wallingford, Regno Unito
EUR 56,73
Quantità: 10 disponibili
Aggiungi al carrelloPF. Condizione: New.
Da: GreatBookPricesUK, Woodford Green, Regno Unito
EUR 59,69
Quantità: 5 disponibili
Aggiungi al carrelloCondizione: New.
Condizione: New.
Da: GreatBookPricesUK, Woodford Green, Regno Unito
EUR 66,38
Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: As New. Unread book in perfect condition.
Da: Revaluation Books, Exeter, Regno Unito
EUR 79,56
Quantità: 2 disponibili
Aggiungi al carrelloPaperback. Condizione: Brand New. 2014 edition. 364 pages. 9.00x6.00x0.75 inches. In Stock.
Da: AHA-BUCH GmbH, Einbeck, Germania
EUR 53,49
Quantità: 1 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. Druck auf Anfrage Neuware - Printed after ordering - This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory. This opens the way to the formal verification of synthesizable hardware for multi-core processors in the future.Constructions are in a gate level hardware model and thus deterministic. In contrast the reference models against which correctness is shown are nondeterministic. The development of the additional machinery for these proofs and the correctness proof of the shared memory at the gate level are the main technical contributions of this work.
Da: preigu, Osnabrück, Germania
EUR 50,35
Quantità: 5 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. A Pipelined Multi-core MIPS Machine | Hardware Implementation and Correctness Proof | Mikhail Kovalev (u. a.) | Taschenbuch | Lecture Notes in Computer Science | xii | Englisch | 2014 | Springer | EAN 9783319139050 | Verantwortliche Person für die EU: Springer Verlag GmbH, Tiergartenstr. 17, 69121 Heidelberg, juergen[dot]hartmann[at]springer[dot]com | Anbieter: preigu.
Editore: Rostov on Don, 1970
Da: BiblioEra, Everett, MA, U.S.A.
Hardcover. Condizione: Good. In Russian. Kovalev, Mikhail Nikolaevich. My Don Side. Rostov n / a: Book of Editions, 1970. All images are for identification of editions only. Several books of the same edition may be available. Please feel free to request photos of available books.SKU7401227.
Editore: Moscow, 1975
Da: BiblioEra, Everett, MA, U.S.A.
Hardcover. Condizione: Good. In Russian. Kovalev, Mikhail Prokhorovich. Calculation of precision ball bearings. Moscow: Machine Building, 1975. All images are for identification of editions only. Several books of the same edition may be available. Please feel free to request photos of available books.SKU6985788.
Editore: Moscow, 1974
Da: BiblioEra, Everett, MA, U.S.A.
Hardcover. Condizione: Good. In Russian. Kovalev, Mikhail Prokhorovich. Dynamic and static balancing of gyroscopic devices. Moscow: Machine Building, 1974. All images are for identification of editions only. Several books of the same edition may be available. Please feel free to request photos of available books.SKU7401228.
Editore: Moscow, 1970
Da: BiblioEra, Everett, MA, U.S.A.
Hardcover. Condizione: Good. In Russian. Kovalev, Mikhail Prokhorovich. Gyro supports and suspensions. Moscow: Machine Building, 1970. All images are for identification of editions only. Several books of the same edition may be available. Please feel free to request photos of available books.SKU7401229.
Editore: Minsk, 1977
Da: BiblioEra, Everett, MA, U.S.A.
Hardcover. Condizione: Good. In Russian. Kovalev, Mikhail Mikhailovich. Discrete optimization. Minsk: Publishing House of the Belarusian State University, 1977. All images are for identification of editions only. Several books of the same edition may be available. Please feel free to request photos of available books.SKU7676991.
Editore: Kyiv, 1976
Da: BiblioEra, Everett, MA, U.S.A.
Hardcover. Condizione: Good. In Russian. Kovalev, Mikhail Nikolaevich. Who is friends with whom. Kyiv: Veselka, 1976. All images are for identification of editions only. Several books of the same edition may be available. Please feel free to request photos of available books.SKU6988673.
Da: Brook Bookstore On Demand, Napoli, NA, Italia
EUR 46,22
Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: new. Questo è un articolo print on demand.
Lingua: Inglese
Editore: Springer International Publishing Dez 2014, 2014
ISBN 10: 3319139053 ISBN 13: 9783319139050
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
EUR 53,49
Quantità: 2 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory. This opens the way to the formal verification of synthesizable hardware for multi-core processors in the future.Constructions are in a gate level hardware model and thus deterministic. In contrast the reference models against which correctness is shown are nondeterministic. The development of the additional machinery for these proofs and the correctness proof of the shared memory at the gate level are the main technical contributions of this work. 364 pp. Englisch.
Da: Majestic Books, Hounslow, Regno Unito
EUR 73,12
Quantità: 4 disponibili
Aggiungi al carrelloCondizione: New. Print on Demand.
Da: Biblios, Frankfurt am main, HESSE, Germania
EUR 74,37
Quantità: 4 disponibili
Aggiungi al carrelloCondizione: New. PRINT ON DEMAND.
Lingua: Inglese
Editore: Springer International Publishing, 2014
ISBN 10: 3319139053 ISBN 13: 9783319139050
Da: moluna, Greven, Germania
EUR 48,37
Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Demonstrates construction of a multi-core machine with pipelined MIPS processor Broadens the understanding of RISC machines Opens the way to the formal verification of synthesizable hardware for multi-core processorsThis monograp.
Lingua: Inglese
Editore: Springer, Springer Dez 2014, 2014
ISBN 10: 3319139053 ISBN 13: 9783319139050
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
EUR 53,49
Quantità: 1 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -This monograph is based on the third author's lectures on computer architecture, given in the summer semester 2013 at Saarland University, Germany. It contains a gate level construction of a multi-core machine with pipelined MIPS processor cores and a sequentially consistent shared memory.The book contains the first correctness proofs for both the gate level implementation of a multi-core processor and also of a cache based sequentially consistent shared memory. This opens the way to the formal verification of synthesizable hardware for multi-core processors in the future.Constructions are in a gate level hardware model and thus deterministic. In contrast the reference models against which correctness is shown are nondeterministic. The development of the additional machinery for these proofs and the correctness proof of the shared memory at the gate level are the main technical contributions of this work.Springer-Verlag KG, Sachsenplatz 4-6, 1201 Wien 364 pp. Englisch.