Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3847336525 ISBN 13: 9783847336525
Da: preigu, Osnabrück, Germania
EUR 65,80
Quantità: 5 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. Hardware Support for Efficient Transactional Memory Systems | Hardware Techniques for High-Performance Transactional Memory in Many-Core Chip Multiprocessors | Ruben Titos-Gil | Taschenbuch | 212 S. | Englisch | 2012 | LAP LAMBERT Academic Publishing | EAN 9783847336525 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3847336525 ISBN 13: 9783847336525
Da: Mispah books, Redhill, SURRE, Regno Unito
EUR 163,81
Quantità: 1 disponibili
Aggiungi al carrelloPaperback. Condizione: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing Jan 2012, 2012
ISBN 10: 3847336525 ISBN 13: 9783847336525
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
EUR 79,00
Quantità: 2 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -The rise of multicores has brought the problem of effective concurrent programming to the forefront of computing research, presenting both immense opportunities and enormous challenges. Traditional multithreaded programming models use low-level primitives such as locks to guarantee mutual exclusion and protect shared data. The trade-off between programming ease and performance imposed by locks remains one of the key challenges to programmers and computer architects of the multicore era. Transactional Memory (TM) is a conceptually simpler programming model that can help boost developer productivity by eliminating the complex task of reasoning about the intricacies of safe fine-grained locking. Fast implementations of transactional programming constructs are necessary for TM to gain widespread usage. This book focuses on the hardware mechanisms that provide optimistic concurrency control with stringent guarantees of atomicity and isolation, with the intent of achieving high-performance across a variety of workloads, at a reasonable cost in terms of design complexity. 212 pp. Englisch.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3847336525 ISBN 13: 9783847336525
Da: moluna, Greven, Germania
EUR 63,42
Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Titos-Gil RubenDr. Ruben Titos-Gil is a post-doc researcher at the Chalmers University of Technology in Sweden. He earned a PhD Degree from the University of Murcia, Spain. His research interests include parallel computer architectur.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing, 2012
ISBN 10: 3847336525 ISBN 13: 9783847336525
Da: AHA-BUCH GmbH, Einbeck, Germania
EUR 79,00
Quantità: 1 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - The rise of multicores has brought the problem of effective concurrent programming to the forefront of computing research, presenting both immense opportunities and enormous challenges. Traditional multithreaded programming models use low-level primitives such as locks to guarantee mutual exclusion and protect shared data. The trade-off between programming ease and performance imposed by locks remains one of the key challenges to programmers and computer architects of the multicore era. Transactional Memory (TM) is a conceptually simpler programming model that can help boost developer productivity by eliminating the complex task of reasoning about the intricacies of safe fine-grained locking. Fast implementations of transactional programming constructs are necessary for TM to gain widespread usage. This book focuses on the hardware mechanisms that provide optimistic concurrency control with stringent guarantees of atomicity and isolation, with the intent of achieving high-performance across a variety of workloads, at a reasonable cost in terms of design complexity.
Lingua: Inglese
Editore: LAP LAMBERT Academic Publishing Jan 2012, 2012
ISBN 10: 3847336525 ISBN 13: 9783847336525
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
EUR 79,00
Quantità: 1 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -The rise of multicores has brought the problem of effective concurrent programming to the forefront of computing research, presenting both immense opportunities and enormous challenges. Traditional multithreaded programming models use low-level primitives such as locks to guarantee mutual exclusion and protect shared data. The trade-off between programming ease and performance imposed by locks remains one of the key challenges to programmers and computer architects of the multicore era. Transactional Memory (TM) is a conceptually simpler programming model that can help boost developer productivity by eliminating the complex task of reasoning about the intricacies of safe fine-grained locking. Fast implementations of transactional programming constructs are necessary for TM to gain widespread usage. This book focuses on the hardware mechanisms that provide optimistic concurrency control with stringent guarantees of atomicity and isolation, with the intent of achieving high-performance across a variety of workloads, at a reasonable cost in terms of design complexity.Books on Demand GmbH, Überseering 33, 22297 Hamburg 212 pp. Englisch.