9786206844730 - sram design in nanometer technologies: low voltage sram circuit techniques di a, pulla reddy; g, sreenivasulu (5 risultati)
- Brossura
Da: preigu, Osnabrück, Germaniapreigu
Contatta il venditoreVenditore con 5 stelleCondizione: Nuovo
EUR 52,55
EUR 70,00 spedizioneSpedito da Germania a U.S.A.Quantità: 5 disponibili
Taschenbuch. Condizione: Neu. SRAM Design in Nanometer Technologies | Low Voltage SRAM Circuit Techniques | Pulla Reddy A (u. a.) | Taschenbuch | Englisch | 2023 | LAP LAMBERT Academic Publishing | EAN 9786206844730 | Verantwortliche Person für die EU: preigu GmbH & Co. KG, Lengericher Landstr. 19, 49078 Osnabrück, mail[at]preig…u[dot]de | Anbieter: preigu.
- Brossura
- Print on Demand
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, GermaniaBuchWeltWeit Ludwig Meier e.K.
Contatta il venditoreVenditore con 5 stelleCondizione: Nuovo
EUR 60,90
EUR 23,00 spedizioneSpedito da Germania a U.S.A.Quantità: 2 disponibili
Taschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware 120 pp. Englisch.
- Brossura
- Print on Demand
Da: moluna, Greven, Germaniamoluna
Contatta il venditoreVenditore con 5 stelleCondizione: Nuovo
EUR 49,92
EUR 48,99 spedizioneSpedito da Germania a U.S.A.Quantità: Più di 20 disponibili
Condizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. In the design of VLSI, where an improvement in minimum supply voltage and a change in few Pico seconds of memory access or cycle times will make a big impact on SoC designs performance. SRAM cell write-ability and re…ad stability are of prime concern at low .
- Brossura
- Print on Demand
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germaniabuchversandmimpf2000
Contatta il venditoreVenditore con 5 stelleCondizione: Nuovo
EUR 60,90
EUR 60,00 spedizioneSpedito da Germania a U.S.A.Quantità: 1 disponibili
Taschenbuch. Condizione: Neu. This item is printed on demand - Print on Demand Titel. Neuware -In the design of VLSI, where an improvement in minimum supply voltage and a change in few Pico seconds of memory access or cycle times will make a big impact on SoC designs performance. SRAM cell write-ability and read stability are of… prime concern at low supply voltages and also for process, voltage and temperature variations. When low supply voltage is applied to SRAM cell, the write operation will not be performed because the cell will not flip to desired voltage levels. A write assist circuit using a negative bitline voltage technique which can assist SRAM cell to flip to the desired voltage levels and assists the write operation is proposed for reducing write failures at low supply voltages.When low supply voltage applied to SRAM cell the read operation will not be performed in the selected cell and the cell stored data will be disturbed in the unselected cells. The proposed lowered WL voltage read assist circuit technique prevents the data from getting disturbed in unselected cells and also assists the read operation in selected cell.VDM Verlag, Dudweiler Landstraße 99, 66123 Saarbrücken 120 pp. Englisch.
- Brossura
- Print on Demand
Da: AHA-BUCH GmbH, Einbeck, GermaniaAHA-BUCH GmbH
Contatta il venditoreVenditore con 5 stelleCondizione: Nuovo
EUR 61,63
EUR 60,99 spedizioneSpedito da Germania a U.S.A.Quantità: 1 disponibili
Taschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - In the design of VLSI, where an improvement in minimum supply voltage and a change in few Pico seconds of memory access or cycle times will make a big impact on SoC designs performance. SRAM cell write-ability and read stability are of…prime concern at low supply voltages and also for process, voltage and temperature variations. When low supply voltage is applied to SRAM cell, the write operation will not be performed because the cell will not flip to desired voltage levels. A write assist circuit using a negative bitline voltage technique which can assist SRAM cell to flip to the desired voltage levels and assists the write operation is proposed for reducing write failures at low supply voltages.When low supply voltage applied to SRAM cell the read operation will not be performed in the selected cell and the cell stored data will be disturbed in the unselected cells. The proposed lowered WL voltage read assist circuit technique prevents the data from getting disturbed in unselected cells and also assists the read operation in selected cell.
