Yield Modelling and Defect Tolerance in VLSI, Papers Presented at the INT Workshop on Designing for Yield, 1-3 July 1987, Oxford - Rilegato

Moore, Will; Maly, Wojciech

 
9780852743980: Yield Modelling and Defect Tolerance in VLSI, Papers Presented at the INT Workshop on Designing for Yield, 1-3 July 1987, Oxford

Sinossi

Papers of the International Workshop on Designing for Yield, Oxford, July 1987. Objectives include discussion of topics in VLSI and designing integrated circuits to yield targets. On yield loss mechanisms and defect tolerance, alternative prospects, catastrophic yield loss models, parametric yield l

Le informazioni nella sezione "Riassunto" possono far riferimento a edizioni diverse di questo titolo.

Contenuti

Preface. Programme committee. List of contributors. Prologue. Yield loss mechanisms and defect tolerance. Alternative perspectives (4 papers). Catastrophic Yield Loss Models (4 papers). Parametric yield loss (3 papers). Defect-tolerant architectures (4 papers). Yield prediction with defect tolerance (4 papers). Testing (3 papers). Index.

Le informazioni nella sezione "Su questo libro" possono far riferimento a edizioni diverse di questo titolo.