Editore: VDM Verlag Dr. Mueller Aktiengesellschaft & Co. KG, 2011
ISBN 10: 3844332634 ISBN 13: 9783844332636
Lingua: Inglese
Da: Books Puddle, New York, NY, U.S.A.
Condizione: New. pp. 88.
Editore: LAP LAMBERT Academic Publishing Mai 2011, 2011
ISBN 10: 3844332634 ISBN 13: 9783844332636
Lingua: Inglese
Da: buchversandmimpf2000, Emtmannsberg, BAYE, Germania
EUR 49,00
Quantità: 2 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. Neuware -As the MOSFET dimensions scale down to nanoscale level, the reliability of circuits based on these devices decreases. Therefore, a mechanism has to be devised that can make the nanoscale systems perform reliably using unreliable circuit components. The solution is fault-tolerant circuit design. Markov Random Field (MRF) is an effective approach that achieves fault-tolerance in integrated circuit design. The previous research on this technique suffers from limitations at the design, simulation and implementation levels. As improvements, the MRF fault-tolerance rules have been validated for a practical circuit example. The simulation framework is extended from thermal to a combination of thermal and random telegraph signal noise sources to provide a more rigorous noise environment for the simulation of nanoscale circuits. Moreover, an architecture-level improvement has been proposed in the design of previous MRF gates. The re-designed MRF is termed as Improved-MRF. By simulating various test circuits in Cadence, it is found that Improved-MRF circuits are 400 whereas MRF circuits are only 10 times more noise-tolerant than the CMOS alternatives.Books on Demand GmbH, Überseering 33, 22297 Hamburg 88 pp. Englisch.
Editore: LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3844332634 ISBN 13: 9783844332636
Lingua: Inglese
Da: preigu, Osnabrück, Germania
EUR 43,35
Quantità: 5 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. An Improved Markov Random Field Design Approach For Digital Circuits | Introducing Fault-Tolerance With Higher Noise-Immunity For The Nano-Circuits As Compared To CMOS And MRF Designs | Jahanzeb Anwer (u. a.) | Taschenbuch | 88 S. | Englisch | 2011 | LAP LAMBERT Academic Publishing | EAN 9783844332636 | Verantwortliche Person für die EU: BoD - Books on Demand, In de Tarpen 42, 22848 Norderstedt, info[at]bod[dot]de | Anbieter: preigu.
Editore: LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3844332634 ISBN 13: 9783844332636
Lingua: Inglese
Da: Mispah books, Redhill, SURRE, Regno Unito
EUR 111,91
Quantità: 1 disponibili
Aggiungi al carrelloPaperback. Condizione: Like New. LIKE NEW. SHIPS FROM MULTIPLE LOCATIONS. book.
Editore: LAP LAMBERT Academic Publishing Mai 2011, 2011
ISBN 10: 3844332634 ISBN 13: 9783844332636
Lingua: Inglese
Da: BuchWeltWeit Ludwig Meier e.K., Bergisch Gladbach, Germania
EUR 49,00
Quantità: 2 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. This item is printed on demand - it takes 3-4 days longer - Neuware -As the MOSFET dimensions scale down to nanoscale level, the reliability of circuits based on these devices decreases. Therefore, a mechanism has to be devised that can make the nanoscale systems perform reliably using unreliable circuit components. The solution is fault-tolerant circuit design. Markov Random Field (MRF) is an effective approach that achieves fault-tolerance in integrated circuit design. The previous research on this technique suffers from limitations at the design, simulation and implementation levels. As improvements, the MRF fault-tolerance rules have been validated for a practical circuit example. The simulation framework is extended from thermal to a combination of thermal and random telegraph signal noise sources to provide a more rigorous noise environment for the simulation of nanoscale circuits. Moreover, an architecture-level improvement has been proposed in the design of previous MRF gates. The re-designed MRF is termed as Improved-MRF. By simulating various test circuits in Cadence, it is found that Improved-MRF circuits are 400 whereas MRF circuits are only 10 times more noise-tolerant than the CMOS alternatives. 88 pp. Englisch.
Editore: VDM Verlag Dr. Mueller Aktiengesellschaft & Co. KG, 2011
ISBN 10: 3844332634 ISBN 13: 9783844332636
Lingua: Inglese
Da: Majestic Books, Hounslow, Regno Unito
EUR 69,96
Quantità: 4 disponibili
Aggiungi al carrelloCondizione: New. Print on Demand pp. 88 2:B&W 6 x 9 in or 229 x 152 mm Perfect Bound on Creme w/Gloss Lam.
Editore: VDM Verlag Dr. Mueller Aktiengesellschaft & Co. KG, 2011
ISBN 10: 3844332634 ISBN 13: 9783844332636
Lingua: Inglese
Da: Biblios, Frankfurt am main, HESSE, Germania
EUR 70,76
Quantità: 4 disponibili
Aggiungi al carrelloCondizione: New. PRINT ON DEMAND pp. 88.
Editore: LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3844332634 ISBN 13: 9783844332636
Lingua: Inglese
Da: moluna, Greven, Germania
EUR 41,05
Quantità: Più di 20 disponibili
Aggiungi al carrelloCondizione: New. Dieser Artikel ist ein Print on Demand Artikel und wird nach Ihrer Bestellung fuer Sie gedruckt. Autor/Autorin: Anwer JahanzebThe authors work under the banner of fault-tolerance research group in Universiti Teknologi PETRONAS (UTP). The group is conducting research on various aspects of fault-tolerant circuit design with the support of UTP an.
Editore: LAP LAMBERT Academic Publishing, 2011
ISBN 10: 3844332634 ISBN 13: 9783844332636
Lingua: Inglese
Da: AHA-BUCH GmbH, Einbeck, Germania
EUR 49,00
Quantità: 1 disponibili
Aggiungi al carrelloTaschenbuch. Condizione: Neu. nach der Bestellung gedruckt Neuware - Printed after ordering - As the MOSFET dimensions scale down to nanoscale level, the reliability of circuits based on these devices decreases. Therefore, a mechanism has to be devised that can make the nanoscale systems perform reliably using unreliable circuit components. The solution is fault-tolerant circuit design. Markov Random Field (MRF) is an effective approach that achieves fault-tolerance in integrated circuit design. The previous research on this technique suffers from limitations at the design, simulation and implementation levels. As improvements, the MRF fault-tolerance rules have been validated for a practical circuit example. The simulation framework is extended from thermal to a combination of thermal and random telegraph signal noise sources to provide a more rigorous noise environment for the simulation of nanoscale circuits. Moreover, an architecture-level improvement has been proposed in the design of previous MRF gates. The re-designed MRF is termed as Improved-MRF. By simulating various test circuits in Cadence, it is found that Improved-MRF circuits are 400 whereas MRF circuits are only 10 times more noise-tolerant than the CMOS alternatives.